


# KA3846 SMPS Controller

### **Features**


- Automatic Feed Forward Compensation
- Programmable Pulse by Pulse Current Limiting
- Automatic Symmetry Correction in Push-Pull Configuration
- · Enhanced Load Response Characteristics
- Parallel Operation Capability for Modulator Power Systems
- Differential Current Sense Amplifier with Common Mode Range
- Double Pulse Suppression
- 200mA Totem-Pole Outputs
- ±2% Band gap Reference
- Under-Voltage Lockout
- Soft-Start Capability
- · Shutdown Terminal
- 500KHz Operation

### **Description**

The KA3846 control IC provides all of the necessary features to implement fixed frequency, current mode control schemes while maintaining a minimum external parts count. The superior performance of this technique can be measured in improved line regulation, enhanced load response characteristics, and a simpler, easier-to-design control loop. Topological advantages include inherent pulse-by-pulse current limiting capability, automatic symmetry correction for push-pull converters, and the ability to parallel "power module" while maintaining equal current sharing. Protection circuitry includes built-in-under-voltage lockout and programmable current limit in addition to soft-start capability. A shutdown function is also available which can initiate either a complete shutdown with automatic restart or latch the supply off. Other features include fully latched operation, double pulse suppression, deadtime adjust capability, and  $\pm 2\%$  trimmed bandgap reference. The KA3846 features low outputs in the OFF state.



## **Internal Block Diagram**



# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Supply Voltage	Vcc	40	V
Collector Supply Voltage	Vc	40	V
Output Current, Sink of Source (Peak)	lo	500	mA
Reference Output Current	IREF	30	mA
Soft Start Sink Current	ISINK(S.S)	50	mA
Sync Output Current	ISYNC	5	mA
Error Amplifier Output Current	IO(E.A)	5	mA
Oscillator Changing Current	ICHG(OSC)	5	mA
Power Dissipation (T <sub>A</sub> = 25°C)	PD	1000	mW
Operating Temperature	TOPR	0 ~ +70	°C
Storage Temperature	TSTG	-65 ~ +150	°C
Lead Temperature (Soldering, 10sec)	TLEAD	+300	°C

## **Electrical Characteristics**

(VCC=15V, TA=0°C to +70°C, unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	
REFERENCE SECTION							
Reference Output Voltage	VREF	TJ = 25°C, IREF = 1mA	5.00	5.10	5.20	V	
Line Regulation	$\Delta V_{REF}$	Vcc = 8 to 40V	-	5	20	mV	
Load Regulation	ΔVREF	IREF1 to 10mA	-	3	15	mV	
Temperature Stability(Note 6)	STT	-	-	0.4	1.0	mV/°C	
Output Voltage Range (Note 6)	VREF	Line,Load,Temp	4.95	-	5.25	V	
Short Circuit Output Current	Isc	VREF = 0V	-10	-45	-	mA	
Output Noise Voltage(Note 6)	VNO	f = 10Hz to 10KHz, T <sub>J</sub> = 25°C	-	100	-	uV	
Long-Term Stability(Note 6)	ST	TJ = 125°C, 1KHz	2	5	8	mV	

## **Electrical Characteristics**

(VCC= 15V,TA=0°C to +70°C, unless otherwise specified)

Initial Accuracy	Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Frequency Change with Voltage $\Delta f/\Delta VC$ VCC = 8 to 40V         -         1         2         %           Frequency Change with Temperature (Note 6) $\Delta f/\Delta T$ -         -         1         -         %           Sync Output High Level         VOH(SYNC)         -         -         2.3         2.5         V           Sync Output Low Level         VOH(SYNC)         -         -         2.3         2.5         V           Sync Input Low Level         VIH(SYNC)         V8 = 0V         3.9         -         -         V           Sync Input Low Level         VIL(SYNC)         V8 = 0V         -         -         2.5         V           Sync Input Current         II(SYNC)         Sync Voltage = 3.9V, V8 = 0V         -         1.3         1.5         mA           ERROR AMPLIFIER SECTION         III(SYNC)         Sync Voltage = 3.9V, V8 = 0V         -         1.3         1.5         mA           Input Offset Voltage         VIO         -         -         0.5         5         mV           Input Offset Current         IBIAS         -         -         0.6         -1         uA           Input Offset Voltage         VCM         VCC = 8 to 40V         0	OSCILLATOR SECTION (Note 2)						
Frequency Change with Temperature (Note 6)	Initial Accuracy	ACCUR	T <sub>J</sub> = 25°C	39	43	47	KHz
Temperature (Note 6)	Frequency Change with Voltage	Δf/ΔVCC	VCC = 8 to 40V	-	1	2	%
Sync Output Low Level         VOL(SYNC)         -         -         2.3         2.5         V           Sync Input High Level         VIH(SYNC)         V8 = 0V         3.9         -         -         V           Sync Input Low Level         VIL(SYNC)         V8 = 0V         -         -         2.5         V           Sync Input Current         II(SYNC)         Sync Voltage = 3.9V, V8 = 0V         -         1.3         1.5         mA           ERROR AMPLIFIER SECTION         Input Offset Voltage         VIO         -         -         0.5         5         mV           Input Offset Voltage         VIO         -         -         0.6         -1         uA           Input Offset Voltage         VIO         -         -         -0.6         -1         uA           Input Offset Current         IBIAS         -         -         -0.6         -1         uA           Input Offset Current         IIIO         -         -         -0.6         -1         uA           Input Offset Current         IIIO         -         -         -0.6         -1         uA           Low Doylotage Gain         GVOM         VCC = 8 to 40V         0         -         - <td>. ,</td> <td>Δf/ΔΤ</td> <td>-</td> <td>-</td> <td>1</td> <td>-</td> <td>%</td>	. ,	Δf/ΔΤ	-	-	1	-	%
Sync Input High Level         VIH(SYNC)         V8 = 0V         3.9         -         -         V           Sync Input Low Level         VIL(SYNC)         V8 = 0V         -         -         2.5         V           Sync Input Current         II(SYNC)         Sync Voltage = 3.9V, V8 = 0V         -         1.3         1.5         mA           ERROR AMPLIFIER SECTION           Input Offset Voltage         VIO         -         -         0.5         5         mV           Input Offset Voltage         VIO         -         -         0.6         -1         uA           Input Offset Current         Ilo         -         -         0.6         -1         uA           Input Offset Current         Ilo         -         -         -0.6         -1         uA           Input Offset Current         Ilo         -         -         -0.6         -1         uA           Common-Mode Range         VCM         VCC = 8 to 40V         0         -         VCC2         V           Open Loop Voltage Gain         GVO         VCM = 0 to 38V, VCC = 40V         75         100         -         dB           Unity Gain Bandwidth(Note 6)         BW         TJ = 25°C <td< td=""><td>Sync Output High Level</td><td>VOH(SYNC)</td><td>-</td><td>3.9</td><td>4.35</td><td>-</td><td>V</td></td<>	Sync Output High Level	VOH(SYNC)	-	3.9	4.35	-	V
Sync Input Low Level         VIL(SYNC)         V8 = 0V         -         -         2.5         V           Sync Input Current         II(SYNC)         Sync Voltage = 3.9V, V8 = 0V         -         1.3         1.5         mA           ERROR AMPLIFIER SECTION           Input Offset Voltage         VIO         -         -         0.5         5         mV           Input Offset Current         IBIAS         -         -         -0.6         -1         uA           Input Offset Current         IIO         -         -         -0.6         -1         uA           Input Offset Current         IIO         -         -         -0.6         -1         uA           Input Offset Current         IIO         -         -         -0.6         -1         uA           Common-Mode Range         VCM         VCC = 8 to 40V         0         -         VCC2         V           Open Loop Voltage Gain         GVO         VC = 25°C         0.7         1.0         -         dB           Unity Gain Bandwidth(Note 6)         BW         TJ = 25°C         0.7         1.0         -         dB           Unity Gain Bandwidth(Note 6)         BW         TJ = 25°C         0.7 </td <td>Sync Output Low Level</td> <td>VOL(SYNC)</td> <td>-</td> <td>-</td> <td>2.3</td> <td>2.5</td> <td>V</td>	Sync Output Low Level	VOL(SYNC)	-	-	2.3	2.5	V
Sync Input Current   II(SYNC)   Sync Voltage = 3.9V, V8 = 0V   -   1.3   1.5   mA	Sync Input High Level	VIH(SYNC)	V8 = 0V	3.9	-	-	V
Input Offset Voltage	Sync Input Low Level	VIL(SYNC)	V8 = 0V	-	-	2.5	V
Input Offset Voltage         VIO         -         -         0.5         5         mV           Input Bias Current         IBIAS         -         -         -0.6         -1         uA           Input Offset Current         IIO         -         -         -40         250         uA           Common-Mode Range         VCM         VCC = 8 to 40V         0         -         VCC2         V           Open Loop Voltage Gain         GVO         VO = 1.2 to 3V, VCM = 2V         80         105         -         dB           Unity Gain Bandwidth(Note 6)         BW         TJ = 25°C         0.7         1.0         -         MHz           Common Mode Rejection Ratio         CMRR         VCM = 0 to 38V, VCC = 40V         75         100         -         dB           Power Supply Rejection Ratio         PSRR         VCC = 8 to 40V         80         105         -         dB           Output Sink Current         Isink         VIO = -15mV to 5V, V7 = 2.5V         2         6         -         mA           High Output Voltage         VOH         RL = 15KΩ         -0.4         -0.5         -         mA           Low Output Voltage         VOH         RL = 15KΩ         -         -	Sync Input Current	II(SYNC)	Sync Voltage = 3.9V, V <sub>8</sub> = 0V	-	1.3	1.5	mA
Input Bias Current   IBIAS   -   -   -0.6   -1   uA	ERROR AMPLIFIER SECTION				•	•	
Input Offset Current   Io   -   40   250   uA	Input Offset Voltage	Vio	-	-	0.5	5	mV
Common-Mode Range         VCM         VCC = 8 to 40V         0         -         VCC2         V           Open Loop Voltage Gain         GVO         VO = 1.2 to 3V, VCM = 2V         80         105         -         dB           Unity Gain Bandwidth(Note 6)         BW         TJ = 25°C         0.7         1.0         -         MHz           Common Mode Rejection Ratio         CMRR         VCM = 0 to 38V, VCC = 40V         75         100         -         dB           Power Supply Rejection Ratio         PSRR         VCC = 8 to 40V         80         105         -         dB           Output Sink Current         ISINK         VIO = -15mV to 5V, V7 = 2.5V         2         6         -         mA           Output Source Current         ISOURCE         RL = 15KΩ         -0.4         -0.5         -         mA           High Output Voltage         VOH         RL = 15KΩ         4.3         4.6         -         V           Low Output Voltage         VOL         -         -         0.7         1         V           Maximum Differential Input Signal (V4 - V3) (Note 1, 3)         GV         V3 = 0V, Pin 1 open         1.1         1.2         -         V           Input Offset Voltage (Note 1)         VIO	Input Bias Current	IBIAS	-	-	-0.6	-1	uA
Open Loop Voltage Gain         GvO         Vo = 1.2 to 3V, VcM = 2V         80         105         -         dB           Unity Gain Bandwidth(Note 6)         BW         TJ = 25°C         0.7         1.0         -         MHz           Common Mode Rejection Ratio         CMRR         VcM = 0 to 38V, VcC = 40V         75         100         -         dB           Power Supply Rejection Ratio         PSRR         VcC = 8 to 40V         80         105         -         dB           Output Sink Current         ISINK         VIO = -15mV to 5V, V7 = 2.5V         2         6         -         mA           Output Source Current         ISOURCE         RL = 15KΩ         -0.4         -0.5         -         mA           High Output Voltage         VOH         RL = 15KΩ         4.3         4.6         -         V           Low Output Voltage         VOL         -         -         0.7         1         V           CURRENT SENSE AMPLIFIER SECTION           Amplifier Gain (Note 1, 3)         GV         V3 = 0V, Pin 1 open         2.5         2.75         3.0         V           Maximum Differential Input Signal (V4 - V3) (Note 1)         VIO         V1 = 0.5V, Pin 1 open         -         5         25	Input Offset Current	lio	-	-	40	250	uA
Unity Gain Bandwidth(Note 6)         BW $T_J = 25^{\circ}C$ 0.7         1.0         -         MHz           Common Mode Rejection Ratio         CMRR $V_{CM} = 0$ to 38V, $V_{CC} = 40V$ 75         100         -         dB           Power Supply Rejection Ratio         PSRR $V_{CC} = 8$ to 40V         80         105         -         dB           Output Sink Current         ISINK $V_{IO} = -15mV$ to 5V, $V_{7} = 2.5V$ 2         6         -         mA           Output Source Current         ISOURCE $R_{L} = 15K\Omega$ -0.4         -0.5         -         mA           High Output Voltage         VOH $R_{L} = 15K\Omega$ 4.3         4.6         -         V           Low Output Voltage         VOL         -         -         0.7         1         V           CURRENT SENSE AMPLIFIER SECTION           Amplifier Gain (Note 1, 3)         GV $V_{3} = 0V$ , Pin 1 open         2.5         2.75         3.0         V           Maximum Differential Input Signal (V4 - V3) (Note 1)         VI(DIFF,MAX) $R_{L} = 15K\Omega$ , Pin 1 open         1.1         1.2         -         V           Input Offset Voltage (Note 1)         VIO         V1 = 0.5V, Pin 7 open	Common-Mode Range	Vсм	V <sub>C</sub> C = 8 to 40V	0	-	Vcc2	V
Common Mode Rejection RatioCMRR $V_{CM} = 0$ to $38V$ , $V_{CC} = 40V$ 75 $100$ -dBPower Supply Rejection RatioPSRR $V_{CC} = 8$ to $40V$ 80 $105$ -dBOutput Sink CurrentISINK $V_{IO} = -15mV$ to $5V$ , $V_{7} = 2.5V$ 26-mAOutput Source CurrentISOURCE $R_{L} = 15K\Omega$ -0.4-0.5-mAHigh Output VoltageVOH $R_{L} = 15K\Omega$ 4.34.6-VLow Output VoltageVOL0.71VCURRENT SENSE AMPLIFIER SECTIONAmplifier Gain (Note 1, 3)GV $V_{3} = 0V$ , Pin 1 open2.52.753.0VMaximum Differential Input Signal (V4 - V3) (Note 1) $V_{I(DIFF,MAX)}$ $R_{L} = 15K\Omega$ , Pin 1 open1.11.2-VInput Offset Voltage (Note 1) $V_{IO}$ $V_{1} = 0.5V$ , Pin 1 open-525mVCommon Mode Rejection RatioCMRR $V_{CM} = 1$ to $12V$ 6083-dBPower Supply Rejection RatioPSRR $V_{CC} = 8$ to $40V$ 6084-dBInput Bias Current (Note 1)IBIAS $V_{1} = 0.5V$ , Pin 7 open2.5-10uAInput Offset Current (Note 1)IIO $V_{1} = 0.5V$ , Pin 7 open0.081uA	Open Loop Voltage Gain	Gvo	V <sub>O</sub> = 1.2 to 3V, V <sub>CM</sub> = 2V	80	105	-	dB
Power Supply Rejection RatioPSRRVCC = 8 to 40V80105-dBOutput Sink CurrentISINKVIO = -15mV to 5V, V7 = 2.5V26-mAOutput Source CurrentISOURCE $RL = 15K\Omega$ -0.4-0.5-mAHigh Output VoltageVOH $RL = 15K\Omega$ 4.34.6-VLow Output VoltageVOL0.71VCURRENT SENSE AMPLIFIER SECTIONAmplifier Gain (Note 1, 3)GVV3 = 0V, Pin 1 open2.52.753.0VMaximum Differential Input Signal (V4 - V3) (Note 1)VI(DIFF,MAX) $RL = 15K\Omega$ , Pin 1 open1.11.2-VInput Offset Voltage (Note 1)VIOV1 = 0.5V, Pin 1 open-525mVCommon Mode Rejection RatioCMRRVCM = 1 to 12V6083-dBPower Supply Rejection RatioPSRRVCC = 8 to 40V6084-dBInput Bias Current (Note 1)IBIASV1 = 0.5V, Pin 7 open2.5-10uAInput Offset Current (Note 1)IIOV1 = 0.5V, Pin 7 open0.081uA	Unity Gain Bandwidth(Note 6)	BW	T <sub>J</sub> = 25°C	0.7	1.0	-	MHz
Output Sink CurrentISINK $V_{IO}$ = -15mV to 5V, $V_7$ = 2.5V26-mAOutput Source CurrentISOURCE $R_L$ = 15KΩ-0.4-0.5-mAHigh Output VoltageVOH $R_L$ = 15KΩ4.34.6-VLow Output VoltageVOL0.71VCURRENT SENSE AMPLIFIER SECTIONAmplifier Gain (Note 1, 3) $G_V$ $V_3$ = 0V, Pin 1 open2.52.753.0VMaximum Differential Input Signal (V4 - V3) (Note 1) $V_{I(DIFF,MAX)}$ $R_L$ = 15KΩ, Pin 1 open1.11.2-VInput Offset Voltage (Note 1) $V_{IO}$ $V_1$ = 0.5V, Pin 1 open-525mVCommon Mode Rejection RatioCMRR $V_{CM}$ = 1 to 12V6083-dBPower Supply Rejection RatioPSRR $V_{CC}$ = 8 to 40V6084-dBInput Bias Current (Note 1)IBIAS $V_1$ = 0.5V, Pin 7 open2.5-10uAInput Offset Current (Note 1)IliO $V_1$ = 0.5V, Pin 7 open0.081uA	Common Mode Rejection Ratio	CMRR	V <sub>CM</sub> = 0 to 38V, V <sub>CC</sub> = 40V	75	100	-	dB
Output Source CurrentISOURCE $R_L = 15K\Omega$ $-0.4$ $-0.5$ $ -$ High Output VoltageVOH $R_L = 15K\Omega$ $4.3$ $4.6$ $ V$ Low Output VoltageVOL $  0.7$ $1$ $V$ CURRENT SENSE AMPLIFIER SECTIONAmplifier Gain (Note 1, 3) $G_V$ $V_3 = 0V$ , Pin 1 open $2.5$ $2.75$ $3.0$ $V$ Maximum Differential Input Signal ( $V_4 - V_3$ ) (Note 1) $V_{I(DIFF,MAX)}$ $R_L = 15K\Omega$ , Pin 1 open $1.1$ $1.2$ $ V$ Input Offset Voltage (Note 1) $V_{IO}$ $V_1 = 0.5V$ , Pin 1 open $   0.5V$ $0.5V$ <	Power Supply Rejection Ratio	PSRR	VCC = 8 to 40V	80	105	-	dB
High Output VoltageVOH $R_L = 15K\Omega$ 4.34.6-VLow Output VoltageVOL0.71VCURRENT SENSE AMPLIFIER SECTIONAmplifier Gain (Note 1, 3) $G_V$ $V_3 = 0V$ , Pin 1 open2.52.753.0VMaximum Differential Input Signal (V4 - V3) (Note 1) $V_{I(DIFF,MAX)}$ $R_L = 15K\Omega$ , Pin 1 open1.11.2-VInput Offset Voltage (Note 1) $V_{IO}$ $V_1 = 0.5V$ , Pin 1 open-525mVCommon Mode Rejection RatioCMRR $V_{CM} = 1$ to 12V6083-dBPower Supply Rejection RatioPSRR $V_{CC} = 8$ to 40V6084-dBInput Bias Current (Note 1)IBIAS $V_1 = 0.5V$ , Pin 7 open2.5-10uAInput Offset Current (Note 1)IgO $V_1 = 0.5V$ , Pin 7 open0.081uA	Output Sink Current	ISINK	V <sub>IO</sub> = -15mV to 5V, V <sub>7</sub> = 2.5V	2	6	-	mA
Low Output VoltageVOL0.71VCURRENT SENSE AMPLIFIER SECTIONAmplifier Gain (Note 1, 3)GV $V_3 = 0V$ , Pin 1 open2.52.753.0VMaximum Differential Input Signal (V4 - V3) (Note 1) $V_{I(DIFF,MAX)}$ $V_{I(DIF$	Output Source Current	ISOURCE	RL = 15KΩ	-0.4	-0.5	-	mA
CURRENT SENSE AMPLIFIER SECTION  Amplifier Gain (Note 1, 3)	High Output Voltage	Voн	R <sub>L</sub> = 15KΩ	4.3	4.6	-	V
Amplifier Gain (Note 1, 3)GV $V_3 = 0V$ , Pin 1 open2.52.753.0VMaximum Differential Input Signal (V4 - V3) (Note 1) $V_{I(DIFF,MAX)}$ $R_{L} = 15K\Omega$ , Pin 1 open1.11.2-VInput Offset Voltage (Note 1) $V_{IO}$ $V_{I} = 0.5V$ , Pin 1 open-525mVCommon Mode Rejection RatioCMRR $V_{CM} = 1$ to 12V6083-dBPower Supply Rejection RatioPSRR $V_{CC} = 8$ to 40V6084-dBInput Bias Current (Note 1)IBIAS $V_{I} = 0.5V$ , Pin 7 open2.5-10uAInput Offset Current (Note 1)IIO $V_{I} = 0.5V$ , Pin 7 open-0.081uA	Low Output Voltage	Vol	-	-	0.7	1	V
Maximum Differential Input Signal (V4 - V3) (Note 1) $VI(DIFF,MAX)$ $RL = 15KΩ$ , Pin 1 open1.11.2-VInput Offset Voltage (Note 1) $VIO$ $V1 = 0.5V$ , Pin 1 open-525mVCommon Mode Rejection RatioCMRR $VCM = 1$ to $12V$ 6083-dBPower Supply Rejection RatioPSRR $VCC = 8$ to $40V$ 6084-dBInput Bias Current (Note 1)IBIAS $V1 = 0.5V$ , Pin 7 open2.5-10uAInput Offset Current (Note 1)IIO $V1 = 0.5V$ , Pin 7 open-0.081uA							
Signal (V4 - V3) (Note 1)         VI(DIFF,MAX)         RL = 15KΩ, Pin 1 open         1.1         1.2         -         V           Input Offset Voltage (Note 1)         VIO         V1 = 0.5V, Pin 1 open         -         5         25         mV           Common Mode Rejection Ratio         CMRR         VCM = 1 to 12V         60         83         -         dB           Power Supply Rejection Ratio         PSRR         VCC = 8 to 40V         60         84         -         dB           Input Bias Current (Note 1)         IBIAS         V1 = 0.5V, Pin 7 open         -         -2.5         -10         uA           Input Offset Current (Note 1)         IIO         V1 = 0.5V, Pin 7 open         -         0.08         1         uA	Amplifier Gain (Note 1, 3)	G∨	V <sub>3</sub> = 0V, Pin 1 open	2.5	2.75	3.0	V
Common Mode Rejection Ratio         CMRR         V <sub>CM</sub> = 1 to 12V         60         83         -         dB           Power Supply Rejection Ratio         PSRR         V <sub>CC</sub> = 8 to 40V         60         84         -         dB           Input Bias Current (Note 1)         IBIAS         V <sub>1</sub> = 0.5V, Pin 7 open         -         -2.5         -10         uA           Input Offset Current (Note 1)         IIO         V <sub>1</sub> = 0.5V, Pin 7 open         -         0.08         1         uA	•	VI(DIFF,MAX)	$R_L$ = 15KΩ, Pin 1 open	1.1	1.2	-	V
Power Supply Rejection Ratio         PSRR         VCC = 8 to 40V         60         84         -         dB           Input Bias Current (Note 1)         IBIAS         V1 = 0.5V, Pin 7 open         -         -2.5         -10         uA           Input Offset Current (Note 1)         IIO         V1 = 0.5V, Pin 7 open         -         0.08         1         uA	Input Offset Voltage (Note 1)	Vio	V <sub>1</sub> = 0.5V, Pin 1 open	-	5	25	mV
Input Bias Current (Note 1)         IBIAS         V1 = 0.5V, Pin 7 open         -         -2.5         -10         uA           Input Offset Current (Note 1)         IIO         V1 = 0.5V, Pin 7 open         -         0.08         1         uA	Common Mode Rejection Ratio	CMRR	V <sub>CM</sub> = 1 to 12V	60	83	-	dB
Input Offset Current (Note 1)	Power Supply Rejection Ratio	PSRR	Vcc = 8 to 40V	60	84	-	dB
	Input Bias Current (Note 1)	IBIAS	V <sub>1</sub> = 0.5V, Pin 7 open	-	-2.5	-10	uA
Delay to Outputs (Note 6)         tD         TJ = 25°C         -         200         500         ns	Input Offset Current (Note 1)	lio	V1 = 0.5V, Pin 7 open	-	0.08	1	uA
	Delay to Outputs (Note 6)	tD	T <sub>J</sub> = 25°C	-	200	500	ns

## **Electrical Characteristics**

(VCC=15V, TA=0°C to + 70°C, unless otherwise specified)


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
CURRENT LIMIT ADJUST SECTION						
Current Limit Offset Voltage (Note 1)	VIO(C.L)	V <sub>3</sub> = 0V V <sub>4</sub> = 0V, Pin 7 open	0.45	0.5	0.55	V
Input Bias Current	IBIAS	V5 = VREF, V6 = 0V	-	- 10	- 30	uA
SHUTDOWN TERMINAL SECTION						
Threshold Voltage	VTH	-	250	350	400	mV
Input Voltage Range	Vı	-	0	-	Vcc	V
Minimum Latching Current (Note 4)	I(LATCH,MIN)	-	3.0	1.5	-	mA
Maximum Non-Latching Current (Note 5)	I(NONLATCH,MAX)	-	-	1.5	0.8	mA
UNDER-VOLTAGE LOCKOUT SECTION						
Start Threshold	VTH(ST)	-	7	7.7	8.4	V
Threshold Hysteresis	VHYS	-	0.45	0.75	1.05	V
OUTPUT SECTION						
Collector-Emitter Voltage	VCEO	-	40	-	-	V
Collector Leakage Current	ILEAK	Vc = 40V	-	-	200	uA
Low Output Voltage 1	Vol 1	ISINK = 20mA	-	0.1	0.4	V
Low Output Voltage 2	Vol 2	ISINK = 100mA	-	0.4	2.1	V
High Output Voltage 1	Vo <sub>H</sub> 1	ISOURCE = 20mA	13	13.5	-	V
High Output Voltage 2	Voh 2	ISOURCE = 100mA	12	13.5	-	V
Rise Time (Note 6)	tR	C <sub>L</sub> = 1nF, T <sub>J</sub> = 25°C	-	50	300	us
Fall Time (Note 6)	tF	C <sub>L</sub> = 1nF, T <sub>J</sub> = 25°C	-	50	300	us
TOTAL STANDBY CURRENT						
Supply Current	Icc	-	-	17	21	mA

#### **Notes**

- 1. Parameter measured at trip point at latch with  $V_5 = V_{REF}$ ,  $V_6 = 0V$
- 2.  $RT = 10K\Omega$ , CT = 4.7nF
- 3. Amplifier gain definde as:

$$G = \frac{\Delta V7}{\Delta V4}; \Delta V_4 = 0 to 1.0 V$$

- 4. Current into Pin 1 guaranteed to latch circuit in shutdown state.
- 5. Current into Pin 1 guaranteed not to latch circuit in shutdown state.
- 6. These parameters, although guaranteed over the recommended operating conditions, are not 100% tested in production.



### OUTPUT DEADTIME(T<sub>d</sub>)

### Figure 1. KA3846 Oscillator Circuit

Output deadtime is determined by the external capacitor, C<sub>T</sub>, according to the formula:  $Td(us) = 145C_T(\mu F)$ For large values of R<sub>T</sub>:  $T_d(us) = 145C_T(uF)$  Oscillator frequency is approximately

by the formula:  $f_T(KHz) = \frac{2.2}{R_T(K\Omega)C_T(\mu F)}$ 




Figure 2. Error Amplifier Output Configuration




Figure 3. Parallel Operation




Figure 4. Pulse By Pulse Current Limiting





Figure 5. Current Sense Amp Connections

A small PC filter may be required in some applications to reduce switch transients Differential input allows remote, noise free sensing.

## **Mechanical Dimensions**

## Package

## **16-DIP**



# **Ordering Information**

Product Number	Package	Operating Temperature		
KA3846	16 DIP	0 ~ + 70°C		

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.